Genko 原稿Back to edition

LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation

LLM agents implement CPU candidates on FPGA and use on-board measurements to guide design.

Explainer · on the wire

The explainer for this story is still on the wire.

The claim, the mechanism, and the figures land here once generated.

Source · arXiv

More from this edition

LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation — Genko 1 Nov 2026